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Abstract 
This thesis is concerned with error-correcting codes in byte-
organized memory systems. As the LSI technology moves toward higher 
levels of integration and packaging density, it becomes more difficult 
to design a I-bit-per-chip type of memory organization because of the 
system granularity problem. Therefore, multiple-bit-per-chip 
organization has become the general practice. In such a memory 
organization, the system reliability cannot be improved with the 
single-error-correcting and double-error-detecting (SEC-DED) codes 
which have been used in bit-oriented memory systems. So, single-error-
correcting and byte-error-detecting and double-error-detecting (SEC-
BED-DED) codes, and single-byte-error-correcting and double-byte-
error-detecting (SbCD-DbED) codes are introduced to enhance the system 
reliability • 1n byte-organized memory systems. This thesis describes 
several techniques to construct byte-oriented error-correcting codes. 
~· 
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Chapter 1. Introduction 
It has been a standard practice to apply error-correcting codes 
to semiconductor memory systems for improving the system reliability 
and maintaining data integrity. Reliability is a measure of the 
consistency with which a system successfully ?rovides its specified 
services [4] ._ The error-correcting scheme can correct the faulty 
readout from memory within the memory system prior to transmission of 
the word to the central processing unit. Several error-correcting 
schemes are now widely used in large mainframe semiconductor memories, 
and even in the micro computer memory systems. 
The first semiconductor mainframe memory system with error-
correcting capability (IBM SYSTEM/360 MODEL 145) was introduced in 
1971, as the reliability of semiconductor memory had not yet been 
firmly established. Mini-computers incorporating error correction 
scheme was exhibited in 1976 for the first time [7]. Table 1.1 shows 
error-correcting codes used in several memory systems. In particular, 
the class of single-error-correcting and double-error-correcting (SEC-
DED) codes has been successfully applied to many computer memory 
systems. These code~ have become an integral part of the memory design 
for medium and large systems. 
' ; 
Semiconductor memories were first introduced in the late of 
1960s. At that time, they were much more expensive than magnetic-core 
memories which they replaced. Because oi the advances in VLSI 
technology, the cost of semiconductor memories has dropped 
/I 
2 
" 
' 
dramatically. As a result, semiconductor memories are now used almost 
exclusively in the implementation of main memories. A memory cell is 
capable of storing 1 bit of information. A number of cell are usually 
organized in the form of an array. Each row of cells constitutes a 
memory word, and all cells of a row are connected to a common line 
called the word line. The word lines are driven by the address 
decorder on the chip. The cells in each column are connected by two 
lines, known as bit lines, to a Sense/Write circuit, which is 
connected to the data input-output lines of the chip. During a Read 
operation, the ,Sense/Write circuits sense, or read, the information 
stored • 1n the cells by a word line and transmit this information to 
the output data lines. During a Write operation, they receive input 
information and store it in the cells of the selected word [3]. 
Earlier error-correcting systems directly implemented the Hamming 
code, which can correct only single error in a codeword. Single-error 
correction can be accomplished by adding redundant bit~ called check 
bits to the data bits. These redundant bits are incorporated into the 
data bits to make a codeword which will be transmitted. Error-
correction system can be divided into two parts, an encoding process 
and a decoding process. As an encoding process, the memory system 
receives the input data consisting ·of m bits and simultaneously 
generates k redundant bits. This encoded data word called a codeword 
consisting of m+k bits • stored in theimemory. A decoding process 1S 
starts when the codeword • ~ead from the memory. The redundant bits 1S 
4 
• generated from the data bits to be compared with the are again 
previously stored check bits when the codeword is read from the 
' 
• 3 
' 
memory. If there is a difference between them, the pattern of 
mismatches serves to find a location of the bit in error. The error 
correction logic then inverts the bit identified by the error address. 
Error-correcting systems not only have advantages, but also some 
disadvantages. The word length significantly increases because extra 
bits are added to the data word as the parity check bits. In addition, 
other circuits are required to generate parity check bits, to decode 
the parity circuit outputs and complement the memory output if an 
error is detected. A third disadvantage of error-correction systems is 
their effect on memory speed. When writi~g and reading, additional 
operations which increase the memory access and cycle time should be 
implemented for error-correction. These disadvantageous facts have 
left the designers of the appropriate error-correcting systems for 
storage with the standard constraints of minimizing the redundancy and 
optimizing the error-·correcting code hardware for either minimum 
circuit count or minimum delay [6,11]. 
The error-correcting effectiveness of error-correcting systems 
depends on how the memory chips are organized. The 1-bit-per-chip 
organization is the most effective design for single-error-correcting 
and double-error-detecting codes. In the 1-bit-per-chip organization, 
each bit of a codeword is stored in -a different chip; thus, any type 
of failure in a chip can corrupt, at most, one bit of the codeword. 
Multiple errors in the memory are correctable, as long as the errors 
do not occur at the same codeword. As the LSI technology moves toward 
higher levels of integration and packaging density, it becomes more 
... difficult to design a 1-bit-per-chip type of memory organization 
4 
,. 
•• 
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because of the system granularity problem. So, a b-bit~per-chip 
organization became the general practice. In ab-bit-per-chip memory, 
a chip failur~ may result in one to b bit errors, depending on the 
failure type. Under the byte-organized memory systems, SEC-DED codes 
are not suitable for error-correction because the uncorrectable-
error(UE) rates will increase if the distribution of chip failure 
types is slanted for those types resulting in multiple bit errors. 
Therefore, a class of single-byte error-correcting(SbEC) codes may be 
used with ab-bit-per-chip memory. The uncorrectable-error rates can 
.. -
be kept lower with single-byte error-correcting and double-byte error-
'• 
correcting(SbEC-DbED) codes [21]. With a SbEC-DbED code, errors due to 
a single-chip failure are always correctable, and errors due to a 
double-chip failure are always detectable. 
We first deal with fundamentals of error-correcting codes and a 
current status of error-correcting codes in bit-organized memory 
systems. The error-correcting codes for byte-organized memory systems 
are discussed in detail . 
• 
. . 
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IBM 370/158,370/168 
IBM 3033,3081,8130 
IBM 4300 series, CRAY I 
· IBM 650 MEMORY UNITS 
IBM 7030 MEMORY UNITS 
IBM 360/85 
IBM 3330 MAGNETIC DISK 
IBM 727 TAPE SYSTEMS 
IBM 2400 TAPE SERIES 
odd-weight-column SEC-OED codes 
2/5 single error detecting codes 
modified Hamming SEC-DED codes 
fire code 
vertical redundancy check and 
longitudinal redundancy check 
vertical redundancy check and 
cyclic redundancy check 
Table 1.1 
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Chapter 2. Fundamentals of the error-correcting codes 
2.1 Linear block codes . ., 
A set of qn n-tuples from Galois field GF(q) is a ~ector space 
represented as GF(qn). An (n,k) linear code is a k-dimensional 
subspace of the vector n space GF(q) of all t~ q-ary n-tuples [2]. 
Namely, a linear code is the set of all linear combinations of k 
vectors • 1n a vector space. The set of qk codewords which is encoded 
from qk message blocks is called a block code. Generally, block codes 
are specified by the block length n, the information length k; and the 
• • distance d*. A codeword consisting of n bits contains k data m1n1mum 
bits and r = n - k check bits. The parameter d* determines the random-
error~correcting and random-error-detecting capabilities of a code. An 
(n,k) linear block code C is a k-dimensional subspace of vector space 
n QF(q). Any set of basis vectors for the k-dimensional subspace forms 
a k-by-n generator matrix G which plays a role of an encoder. If m = 
,(m0 , m1, .... , mk_1) is the message to be encoded, the corresponding 
codeword is given as follows: 
Equ . ( 2 . 1 . 1) 
7 
The rows oi G spans the (n,k) linear code C. Any k linearly 
independent codewords of an (n,k) linear code can be used to form a 
generator matrix G for the code. 
' 
We have another useful matrix called 'the parity-check matrix H', 
associated with the linear block code. The parity-check matrix 
consists of n - k linearly independent rows such that any row vector 
of G is orthogonal to the rows of H. Thus, we have, for c EC, 
T 
c•H = 0 Equ. (2.1.2) 
The parity-check matrix H has a close relationship with the minimum 
distance of a code. The minimum distance is the distance between the 
all-zero codeword and the codeword closest to it. The minimum distance 
of the linear code C is equal to the smallest number of columns of H 
that sum to 0. In addition, to correct terrors, the following 
equation should be satisfied: 
d* ~ 2t + 1 Equ. (2 .1 . 3) 
Binary Hamming codes are a class of linear codes devised for 
single-error correction. Binary Hamming codes have the following 
parameters [l]: 
code length ~: n - 2m - 1 
number of information symbols : k = 2m - m - 1 
number of parity-check symbols : ·n • - k = m 
error-correcting capability : ·t = 1 -(d* - 3), where m ~ 3. 
8 
... 
... 
The parity-check matrix of Hamming code consists of all the nonzero 
and distinct columns. It means that the minimum distance of Hamming 
code is at least three. 
" Both the generator matrix and the parity-check matrix can be 
converted to the systematic matrices by the row and column operations. 
H = [P , I ] 
r 
Equ. (2 .1. 4) 
The above H matrix is in the systematic form.Pis an r-by-k matrix 
and I is the r-by-r identit.y matrix. Then the first k bits of a r 
codeword generated by the systematic generator matrix are the data 
bits, and the last r bits are check bits. 
When reading a code from the memory, the original codeword may be 
affected by the errors. Let R = (r0 , ... ,rn_1) be the word read from 
the memory. The difference between Rand the original codeword Vis 
defined as the error vector E = (e0 , ... ,e 1). That is, R = V + E, n-
where '+' is modulo 2 addition. The decoding process starts by 
checking whether R contains errors and determining the error vector. 
By calculating an r-bit syndrome S, we can determine whether the code 
read from the memory is affected by errors. 
T T T T S = H•R = H•(V + E) = H•E Equ. (2.1.5) 
The above equation shows how to compute the syndrome. If Sis an all-
zero vector, the code R is.assumed to be error-free. If Sis a nonzero 
vector, it is used to determine the error vector. 
9 
" 
• 
' 
2.2 Cyclic codes. 
The cyclic codes over GF(q) are a class of linear codes [2]. An 
(n,k) linear code C is called a cyclic code if every cyclic shift of a 
code vector in C is also a code vector in C. For example, if the 
components of an n-tuple v = (v0 , ... ,vn_1) are cyclically shifted 
~ 
one place to the right, we obtain another n-tuple v(l) - (vn-l v0 , 
' 
... ,vn_2), which also belongs to the same linear code C. 
We can represent each component of a code vector as the 
coefficient of a polynomial as follows: 
V (l)(x) = v + v •x + 
.n-1 0 
n-1 
V •x 
n-1 
. . . . . . . . . . + V 2x 
n-) 
n-1 
Equ . ( 2 . 2 . 1) 
Equ. (2. 2. 2) 
In an (n,k) cyclic code, there exists one code polynomial of degree 
r(= n-k), 
+ . . • . . . . . . + 
n--k 
X 
' 
Equ. (2.2.3) 
which is called the generator polynomial. The degree of g(x) is equal 
to the number of parity-check digits of the code. Every code 
polynom~al is a multiple of g(x). That 
v(x) = i(x)•g(x) 
• 1s, 
Equ . ( 2 . 2 . 4) 
is an information polynomial. From the above equation, we· can say that 
the encoding can be achieved by mul ti!olying the message i (x) by g (x) . 
10 
.. I 
The code can be also put into the systematic form as follows [2]: 
i (x) (information polynomial) 
n-k 
X •i(x) . n-k - 1 •x + + 0 ... n-k (multiplied by x ) 
n-k 
x •i(x) = a(x)•g(x) + b(x) (divided by g(x)) 
n-k b(x) + X •i(x) = a(x)•g(x) (rearranged). 
The above polynomial is a multiple _ of the generator polynomial. 
Therefore, it is a code polynomial. The first n-k digits are parity-
check digits, and the last k digits are information digits. 
The encoding of an (n,k) cyclic code in systematic form has the 
same procedure as the formation of the systematic code polynomial. 
First, n-k the information polynomial i(x) is multiplied by x . Second, 
n-k 
x •i(x) is divided by g(x) to obtain the remainder b(x). Finally, 
the codeword b(x) + xn-k•i(x) is obtained. The decoding oi an (n,k) 
cyclic code starts by computing the syndrome S. We divide the received 
polynomial by the g(x) to obtairi s(x) whose degree is n-k-1 or less. 
'. 
r(x) - a(x)•g(x) + s(x) Equ. (2. 2. 5) 
The above equation shows the procedure of obtaining syndrome 
polynomial. The n-k coefficients of s (x) f or1H the syndromes. 
The syndrome has the following property because of the cyclic 
property of the code. 
11 
-,j,• 
Theorem 2.2.1 
Let s(x) be the syndrome of a received polynomial r(x) = r0 + r 1•x + 
• • • + 
n-1 
r •x 
n-1 • Then the remainder s(l)(x) resulting from dividing 
x•s(x) by the generator polynomial g(x) is the syndrome of r(l)(x), 
which is a cyclic shift of r(x) [1]. 
s(x) - 0 if and only if the received polynomial r(x) is a code 
polynomial. Let v(x) be the transmitted codeword and let e(x) - e0 + 
• • • + 
n-1 
e •x 
n-1 be the error pattern. Then the received 
polynomial is 
r(x) = v(x) + e(x). Equ. (2. 2. 6) 
Combining (2.2.5) and (2.2.6), we obtain the foll~wing relationship: 
e(x) = [a(~) + b(x)J•g(x) + s(x) Equ.(2.2.7) 
where b(x)•g(x) = v(x). This means that the syndrome is actually the 
same as the remainder resulting from dividing the error polynomial by 
the generator polynomial. The syndrome can be obtained from the 
received vector. Then the error polynomial can be estimated based on 
the syndrome. 
2.3 BCH codes and Reed-Solomon codes 
A Bose-Chaudhuri-Hocquenghem (BCH) code with the deiigned distance 
d (d* ~ d = 2t + 1) is a cyclic code such that d-1 consecutive roots 
b 
a ' 
b+l b+2 
a , a ' . . . ' 
b+d-2 
a are all roots· of its code polynomial for 
12 
some b and element a of GF(qm),where tis the number of errors to be 
corrected. That is, for some b, 
Equ. (2.3.1) 
where v(x) is a code polynomial and i = 0,1, ... , d-2. The generator 
polynomial g(x) of the BCH codes is the polynomial of the smallest 
degree over GF(q) such that 
Equ. (2.3.2) 
b b+l for some band i = 0,1,2, ... , d-2. That is, g(x) has a , a ' . . . , 
ab+d-2 and the1·r · 11 · Lt~ () b th · · 1 conJugates as a its roots. e ~. x e e m1n1ma 
1 
. 
1 polynomial of a. Then g(x) must be the least common multiple of ~b(x) 
, 'h+l(x), · .. ,tb+d-2 (x) for some b, that is, 
g(x) = LCM{tb(x), .... , 'b+d-2(x)}. Equ . ( 2 . 3 . 3) 
The blocklength n of the BCH codes is the least common multiple of the 
orders of the roots [I]. That is, 
where b+i a has the order of e .. Because 
1 
Equ . ( 2 . 3 . 4) 
t 
sometimes the BCH code 
constructed in this way has an ability to correct more than terrors, 
we can have the equation 
d - 2t + 1 , Equ. (2. 3. 5) 
where dis the designed distance which may be smaller than the minimum 
distance d*. Let v (x) + + .... n-1 + v •x be a code 
n-1 
• 
polynomial in a t-error-correcting BCH code~ Since a1 is a root of 
13 
--- "" 
v(x) for b 
• (n-l)i _ 
V l Q n-
~·· i 
0. That 
• 
b+d-2, then v(a 1 ) -
• 1s, 
1 
• 1 
a 
2i 
a 
• 
• 
I 
I (n-l)i 
a 
• 
• 
• 
• 
- 0 . 
Now, we can form the parity-check matrix of the BCH codes. 
1 1 2 n-1 a a • • • • • • • • • • a 
1 (a2) 2 2 ( a ) .......... (a2) n-1 where b 
• • • • • • . ~ • 
H - • • • • - • • • • 
1 (a2t) 2t 2 ( a ) ......... (a2t) n~l 
The Reed-Solomon codes are a subclass of the class of 
+ • • • + 
I 
Equ . ( 2 . 3 . 6) 
1 . --
Equ. ( 2. 3 . 7) 
BCH codes. 
In this code, the blocklength n divides the multiplicative order of 
the symbol alphabet [2]. Because m = 1, the symbol field GF(q) is the 
same as the location field GF(qm), and n - m q - 1 = q -1~ The minimal 
polynomial 
- a). 
over GF(q) of an element a in the same GF(q) is f (x) = {x a 
From the fact that the symbol field and the location field are same, 
we can deduce that all minimal polynomials are liqear. In case oft-
i 
. 
error-correcting Reed-Solomon code, the generator polynomial is g(x) = 
~ b b+l b+d-2 (x - a )•(x - a )• •••••• •(x - a ) for some band the designed 
distance d. The equation n - k = 2t is satisfied in the Reed-Solomon 
_ 14 
.. 
. 
code. The Reed-Solomon codes are optimum in the sense of the Singleton 
i+· bound ( d · ~ n - k - 1 ) [2] . 
Let d = 2t + 1 be the designed distance of the code. Then d* ~ d = 2t 
+ 1 = n - k 1 because 2t - n - k for Reed-Solomon codes. However, by 
the Singleton bound, d* ~ n - k - 1. Hence d* = n - k - 1, and d* = d. 
So, we can say that for fixed (n,k), 'the Reed-Solomon code has the 
largest . . distance. This kind of code is called the maximum-m1n1mum 
distance-separable code. 
15 
• • 
Chapter 3. Error-correcting codes in bit-oriented 
memory systems. 
3.1 Two classes of single-error-correcting and double-error-
detecting codes. 
• 
A SEC-DED code is the most effective code in the bit-oriented 
memory system. The minimum distance of a SEC-DED code should be equal 
to or greater than four. Namely, any set of three columns of the H 
matrix is linearly independent over GF(2). Therefore, the H matrix 
over GF(2) meets the following constraints: 
1. There are no all-zero columns. 
2. Every column is distict. 
3. The sum of two columns of the H matrix is nonzero and 
is not equal to a third column of the H matrix [10]. 
To construct a SEC-DED binary Hamming code, we begin with a 
single error correcting code. We add one more check bit called an 
' 
overall parity-check bit to the end of each codeword for checking both 
information bits and parity-check bits, using an even parity check. 
Thus, the corresponding H matrix is as follows: 
H -
0 
0 
• 
• 
• 
• 
• 
• 
H 1 
I 
o I ......... · . · . · · · · · I" 
1 1 1 ·········· 1 11 
16 
Equ . ( 3 . 1 . 1) 
I I 
... 
, where H1 is the parity-check matrix of a single-error-correcting 
code. The H matrix satifies the above three constraints. The number of 
syndrome bits is increased by one. The last bit of the syndrome is 
used to detect the occurence of the double errors. If there are no 
errors occured, every bit of the syndrome including the last bit is 
zero. If a single error occurs, the value of the syndrome is not equal 
to zero, and simultaneously the last bit of the syndrome is not equal 
to zero. At this case, we can correct this single error. If double 
errors occur, the value of the syndrome is not equal to zero, however 
the last bit of the syndrome is zero. We can detect double errors, 
while we cannot correct double errors. 
In 1970, a new class of optimal _minimum odd-weight-column SEC-DED 
codes was introduced by Hsiao [5]. This new SEC-DED code is equivalent 
to the Hamming SEC-DED code in that the same number of check bits r is 
used for a given number k of data bits. However, the odd-weight-column 
codes provide improvements over the Hamming codes in speed, cost and 
reliability of the decoding logic. The total number of l's in each row 
' 
of the H matrix determines the number of logic levels to gen~rate the 
check bits or syndrome bit of the corresponding row. Therefore, if the 
total number of l's in each row is minimum and equal, the encoding and 
decoding process cari be implemented fast and effectively. This is the 
critical 
operation. 
fact 
The 
implementation. 
reliability. 
to • improve the speed reliability • 1n memory 
minimum number of l's • requires less hardware for 
Less hardware means both lower cost and better 
\ 
17 
• 
In order to construct such a H matrix, the following three 
constraints should be met [10]: 
• 
1. Every column should have an odd number of l's. 
2. The total number of l's in the H matrix should be minimum. 
3. The number of l's in each row of the H matrix should be 
made equal, or as close as possible, to the average 
number. 
The H matrix is constructed as follows: 
Example. 
1. All (r) weight-I columns are used for the r check-bit 
positions. 
2. Next, if (;) > k, select k weight-3 columns out of all 
possible combinations. If < r k, then all (3) 
weight-3 columns should be selected. The leftover columns 
are then selected from among all (~) weight-5 columns, 
etc. The process is continued until all k columns have 
been specified. 
In the case of the (22,16) SEC~DED code, n=22, r=6, and k=16. 
The parity-check matrix H consists of 6 weight-I columns((~) - 6) and 
16 weight-3 columns out of 20 weight-3 columns((~) - 20). 
The H matrix is 
18 
,. 
1 1 1 1 1 1 o o o o 1 o o o 1 o 1 o o o o o I 
1 1 1 o o o 1 1 1 1 o o 1 o o o o 1 o o o o I 
H - 1000101 1 .1 0 0 0 0 1 1 1 0 0 1 0 0 0 I. 
o o o o o 1 1 o o 1 1 1 o 1 1 1 o o o 1 o o I 
o 1 o 1 o o o 1 o 1 1 1 1 1 o o o o o o 1 o I 
o o 1 1 1 1 o o 1 o o 1 1 ·o o 1 o o o o o 1 I 
Double errors can be detected by the weight of the syndrome [10]. 
If the weight of the syndrome bits is even, then an even number of 
errors has occured. Since all errors are assumed to be statistically 
independent, multiple even errors are treated as if they were double 
errors. In the case of Hamming SEC-DED code, an overall check bit 
generated by an all-I row in the H matrix is examined to determine 
whether a single error or double errors have occured. The elimination 
of this all-1 row in the H matrix improves the speed of encoding and 
decoding for error-detection. 
3.2 Double-error-correcting and Triple-error-detecting codes. 
When a memory system has a larger capacity and the chip failure 
rates are high, it is difficult to maintain a high reliability of the 
memory system with the SEC-DED codes. Therefore, double-error-
correcting and triple-error-detecting(DEC-TED) codes may be suitable 
for this kind of memory systems. There are two error types in memory 
system, soft errors and hard errors. Soft errors are temporary errors 
' or a a-particle-induced errors that will be erased during the next 
data storage operation. However, hard errors are caused by stuck 
faults or by permanent physical damage to the memory devices [5]. 
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Especially, a DEC,TED code is appropriate for a memory system with a 
high soft error rate because it is not possible to correct double soft 
errors with a SEC-DED code. Any combinations of hard and soft double 
errors, including double soft errors, can be corrected with a DEC-TED 
code. 
The • • distance of a DEC-TED code should be at least equal m1n1mum 
to • SlX. The theory of BCH codes can be employed to construct a class 
of DEC-TED binary linear block codes. To c~nstruct a DEC-TED code, we 
m m+l m+4 
need 5 consecutive roots a ,a , ... . ,a for some m > 0. Using these 
roots, we find f .(x), 
J 
• 
the minimal polynimial of aJ for j - m, m+l, 
.... ,m+4. Next, we obtain the generator polynomial as follows: 
a 
g(x) = LCM {f (x), ..... ,f 4 (x)}. m m+ Equ. (3.2.1) 
Example. 
Let a be a primitive element of the Galois field GF(24) such that 1 + 
+ a
4 
= 0. We need 5 consecutive roots for a DEC-TED code, a0 , a1, 
4 
. . . , a . 
2 3 4 
- (1 + X + X + X + X) 
. 4 6 7 8 
= (1 + x)(l + X + X + X + X ). 
Thu~, the code is a (15,8) cyclic code with d* ~ 6. The parity-check 
matrix of this code is 
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·-... 
1111 ............................. . 
1 2 3 1 a a a . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . 
H = 1 a3a6a9 ............................. . 
1 ) 
13 14 
a ,a 
3g 42 
a ,a 
By representing each entry of H by its corresponding 4-tuple, we 
obtain the following binary parity-chec~ matrix for the code: 
I 1 1 \1 1 1 1 1 1 1 1 1 1 1 1 1 I 
I 1 0 0 0 1 0 0 1 1 0 1 0 1 1 1 I 
I 0 1 0 0 1 1 0 1 0 1 1 1 1 0 0 I 
I 0 0 1 0 0 1 1 0 1 0 1 1 1 1 0 I 
H - I 0 0 0 1 0 0 1 1 0 1 0 1 1 1 1 I . -
I 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 I 
I o o~o 1 1 o o o 1 1 o o o 1 1 I 
I 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 I 
I 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 I 
For decoding, we first: compute syndrome which is 3-tuple, s = ( s0 , 
I 
J 
s1 , s3 ) = r•HT, where r is the received vector, and s0 consists of 
one bit, and s 1 and s3 consist of 4 bits. Assume that e1 and e2 are 
the positions of two erroneous bits. Then s0 = 0 and s 1 - e1 + e2 , 
positions e1 and e2 are roots of the quadratic equation 
Equ. (3.2.2) 
On the other hand, if there is only one error, then s0 = 1 and the 
error position is the root of the linear equation y + s1 = 0. 
Uncorrectable errors are detected if Equ.(3.2.2) has no solution when 
s0 = O, or Equ.(3.2.2) does not degenerated into a linear equation 
when s0 = 1. [5] 
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Chapter 4. Single-error-correcting and Double-error-
detecting and Byte-error-detecting codes. 
As LSI and VLSI technologies make byte-per-card or even byte-per-
chip memory organizations possible, such memory organizations incbease 
modularity [13]. However, in such memory system~, failure will lead to 
both single bit and byte errors. A byte-per-card organized memory is 
given in Fig. (4.1). Many codes have been applied to these byte-
organized memory systems for correction and/or detection of several 
classes of potential failures. Especially, single-error-correcting and 
byte-error-detecting(SEC-BED) codes which also are double-error-
detecting(SEC-BED-DED) codes can be effectively applied to this kind 
,.. 
of memory systems for reliability improvement. 
+ b -+ + b -+ + b -+ 
C I C I I C 
a I a I • • •· • I a failure in a card 
I 
I 
I 
r I r I I r µiay lead to a 
d I d I • • • • I d bit erro~ or a (1) I (2) I I (m) byte error 
I I I I I I 
.J, • • • J. J. ... J. .J, •· • • ! ; . 
Memory Data Register 
---------------------d---d-,-----. -. ------+----~-~-- ----- co e wor ------------- - -----+ 
Fig. ( 4 .1) 
4.1 SEC-BED codes. 
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A (b,c,r) SEC-BED code can correct single random errors and 
detects byte errors in r bytes of b bits each, while having c of r•b 
positions as check bits. For a code to have SEC-BED capability, first 
, the syndromes of the single-error-patterns should be nonzero and 
distinct. Second, the syndromes of byte-error patterns should be 
nonzero. Third, the syndrome of a byte-error should be distinct from 
the syndromes of the single random errors. The following theorem 
characterizes SEC-BED codes over GF(2). 
Theorem 4.1.1 
Let H be a (b,c,r) byte-partitioned matrix having the form H = [ e1, 
• • • ,HJ.His the parity-check matrix of a (b,c,r) SEC-BED code 
r 
if and only if conditions a) and b) hold. 
a) The columns of each H. are linearly independent for i - 1, ... ,r.· 
1 
b) H. # Hk•e for any e f GF(2)b whenever j # k form - 1, ... ,band Jm 
j, k E {1, ... ,r} [15]. 
The H matrices of SEC-BED codes • • Fig. (4.1.1) for b are given 1n 
even and b odd, respectively [12] . H and H are given in Fig. 
oe OO·-
(4. 1. 2) . H • for b even and H • for b odd H. is the (r-b+l)-lS 1S • oe 00 1 
by-b matrix over GF(2). The length of the proposed codes is n - b • 
(2r-b-1 _ l) . 
The complete H matrix for b - 3 and r - 5 
Fig.(4.1.3). 
• • • 1s given 1n 
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e 
H 
oe 
H --
-
-
" 
+------------------- b•(2r-b+l_ 1) 
----------------------+ 
I + b -+ +- b -+ 
I 
I I t 
I I H H r-b+l 
I I ! 
I 
I 
I I H or e or t 
I I H H b-1 
I I ! 
I 
Fig. (4.1.1) 
+--------- b - --------+ 
1100 ....... ooo I 
I 010 ....... 0011 
0 0 1 ....... 0 0 1 
• • • • • • • 
0 0 0 • • • • • • • 0 1 1 
t 
I 
bTl H 
I 
i 
00 
Fig. (4.1 .. 2) 
0 0 0 • 0 0 0 • 0 0 0 • 1 1 1 • • • • • 
0 0 0 • 1 1 1 • 1 1 1 • 0 0 0 • • • • • 
1 1 1 • 0 0 0 : 1 1 1 • 0 0 0 • • • • 
1 0 1 • 1 0 1 • 1 0 1 • 1 0 1 • • • • • 
0 1 1 • 0 1 1 • 0 1 1 • 0 1 1 • • • • • 
-
Fig. (4.1.3) 
t I non- I I non- I 
• 
• 
1 
+ b -+ 
I 
• • • • I H 
I 
H or 
• • • • e 
' . 
+-------- b ----------+ 
I 1 o o ...... o o 1 I t 
I 010 ...... 0011 I 
1 
o o 1 ...... o o 1 bT1 
. . -· . . . 
0 0 0 . . .. . . . 
1 • 1 1 1 • • • 
0 1 1 
1 1 1 I 
I 
! 
0 0 0 • 1 1 1 • 1 1 1 I • • 
1 1 1 • 0 0 0 • 1 1 1 I • • 
1 0 1 • 1 0 1 • 1 0 1 I • • 
0 1 1 • 0 1 1 • 0 1 1 I • • 
r-11 zero I I zero I zero (a). b = 2 
J. I I I ' I 
t I I I I 
1 I 1 I I 0 I 1 
i I I I I I I 
single bit error byte error 
syndromes syndromes 
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I 
I 
I 
I 
I 
I 
I 
I . 
I 
I 
I 
r 
,; 
t non- I I 11 non- I 
r-2 zero I I zero I I zero I (b) b = 3 
! I I I I I 
·---t 1 or 21 I 1 or 211 all I 
2 ones I I ones I I zeros I 
! I I I I I I I 
single bit error byte error syndromes 
syndromes 
t non- I I non- I I I I non- I I non- I I non- I I non- I 
r-3 zero I I zero I I zero I I zero I I zero I I zero I I zero I 
! I I I I I I I I I I I I I 
t I I 0 I I 1,2 I I 0 I I 1 I I 1 I I 1 I 
3 one I I 1 I I or 3 I I 0 I I 1 I I 1 I I 0 I I 1 .1 I 1 I I ones I I 0 I I 1 I I 0 I I 1 I ! I I I I I I I I I I I I I 
single bit byte error syndrome 
error syndromes 
(c) b = 4 
Fig. (4. 1 . 4) 
Adding an extra-overall parity bit, SEC-BED codes become SEC-BED-DED 
codes. 
4.2 Characterization of SEC-BED-DED codes 
... 
If a (b,c,r) SEC-BED code has the capability of detecting double 
bit errors, it will be said to be a (b,c,r) SEC-BED-DED code. That is, 
an SEC-BED code is SEC-BED-DED whenever its minimum distance is four. 
Therefore, the syndromes of double bit errors are nonzero and distinct 
from single error syndromes. 
Theorem 4.2.1 
A linear SEC-BED c9de is an SEC-BED-DED code whenever any of the 
,. 
following conditionsrholds. 
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I, 
'> 
-· 
'·· 
a) The code has no codewords of Hamming weight 3. 
b) A parity check matrix for the code exists which has an overall 
parity check. 
c) A parity check matrix for the code exists which has only columns 
of odd weight [15]. 
In general, SEC-BED-DED codes cannot be placed in systematic form. The 
information bits and check bits can be identified. However, it cannot 
be guaranteed that check bits are contiguous and lie at one end of the 
codeword. 
Optimal SEC-BED-DED codes for b = 2 are trivial to construct and 
an optimal class of SEC-BED-DED codes for b = 3 has been found. Byte 
width 4 is perhaps both the smallest byte width of practical interest 
and the smallest unresolved case [13]. Table 4.2.1 gives the length in 
bytes of the longest SEC-BED-DED codes for b greater than 4 [15]. 
( length of known SEC-BED-DED codes) 
c\b I 5 6 7 8 9 b>9 
I 
I 
b+I I 3 3 3 3 3 3 
b+2 I 7 8 g 10 11 r=b+2 
b+3 I 15 18 24 27 33 r=f4 
b+4 I 31 36 56 63 77 r=f4 
b+5 I 63 75 120 135 165 r=f4 
c~b+5 I r=fl r=f2 r=f3 r=f3 r=f4 r=f4 
Table 4.2.1 
" 
fl - 2c-b+l_ 1, f2 = (b - 1)•(2c-b-1_ 1) -
c-b-1 c-b-1 f3 = (b +. 1)•(2 - 1), f4 = (b + 2)•(2 - 1) 
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4.3 Extending SEC-BED-DBD codes 
SEC-BED-DED codes may be extended to protect a large number of 
• I 
bytes of greater width at the expense of using additional check bits. 
Theorem 4.3.1 
Given, H, the parity-check matrix of a (b,c,r) SEC-BED-DED code, let 
e* = 0 0 • 1 1 • • • • • • • .• • 
H • H • 
Then, e* • the parity-check matrix of a (b,c+l,2r) SEC-BED-DED code 1S 
[13] . 
It • 1S easily checked that * no three columns of H sum to zero. 
Thus, * any three columns of H are linearly independent. Therefore, it 
is also a SEC-BED-DED code. 
Theorem 4.3.2 
Let H be the byte-partitioned parity-check matrix of a (b,c,r) SEC-BED 
-DED code, and let v E GF(2)c be arbitrary. 
a) Define H be the byte-partitioned parity-check matrix H* by 
H~ - 1 
1 
H .. (.) 1J 1 H. 1 for i =1, . .  . ,r where each 
j(i) {1, ... ,b} is arbitrarily chosen and Ob is 1-by-b matrix 
whose elements are equal . * to 0. Then, H is the parity-check matrix 
of a (b+l,c+l,r) SEC-BED-DED code. 
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b) Define 
H H + v I where Ohr and lbr are 1-by-b•r matrix 
whose elements are equal to O and 1, respectively. Then, H* is the 
parity-check matrix of a (b,c+l,2r) SEC-BED-DED code [15]. 
If all the columns of H have odd weight and vector vis chosen to 
have odd weight, then all the columns of H* will have odd weight. If H 
has an overall parity check, then v = 0 will ensure that H* has an 
overall parity checi. Therefore, the extended code is also a SEC-BED-
DED code. 
Theorem 4.3.3 
Let H be a byte-partitioned parity-check matrix of a (b,c,r) SEC-BED-
DED code and let H be placed in the form 
.. H -
' 
where 1 is a 1-by-b•r matrix whose elements are all 0. The H matrix hr 
is extended to form a a+l (b,c+a,r(2 - 1)) SEC-BED-DED code for a 
positive integer. a whenever the following conditions are satisfied 
[15] . 
a) H has an overall parity check, or equivalently, all columns of H 
have odd weight. 
b) For some positive integer~' there is a collection of 3w + 1 ( c 
rows of H such that no columns of H having the entry 1 occur more 
.. 
than w times in these 3w + 1 rows. 
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Define x GF(2)c-l by x(i) - 1 if and only if i ~ 3w + 1. Let k = 
. 
1 ' and for i = 1, • • • ,k, define M. to be the (a+l)-by-r•b 1 
matrix whose columns are copies of the binary representation of i. 
Then, the H- I matrix of a+l a (b,c+a,r•(2 - 1)) SEC-BED-DED code is 
given by 
H* H* + X H* • • • • • • • • • •• • • • • • • H* + X H* 
H- -
- Ml M2 ' M3 Mk-1 Mk • • • • • • • • • • • • • • • • • 
The proof of this theorem can be found in [14]. 
, 4.4 Code constructions 
In this section, we construct several kinds of SEC-BED-DED codes. 
Reddy introduced an SEC-BED-DED code for byte length of 5 and larger. 
Theorem 4.4.1 
If b > 5, then the codes described by the parity-check matrix of Fig. 
(4.1.1) will simultaneously correct all single bit errors and detect 
all double bit errors and byte errbrs [12]. .... 
The possible patterns of syndromes are given in Fig. (4.4.2). The 
complete H matrix of a (b,c,r) SEC-BED-DED code for b = 5, r = 6 is 
given in Fig.(4.4.1). 
I 0 0 0 0 0 • 1 1 1 1 1 • 1 1 1 1 1 I • • 
I 1 1 1 1 1 • 0 0 0 0 0 • 1.1 1 1 1 I • • 
I 1 0 0 0 1 • 1 0 0 0 1 • 1 0 0 0 1 I • • 
H = I 0 1 0 0 1 • 0 1 0 0 1 • 0 1 0 0 1 I • • 
I 0 0 1 0 1 • 0 0 1 0 1 • 0 0 1 0 1 I • • 
I 0 0 0 1 1 • 0 0 0 1 1 • 0 0 0 1 1 I • • 
Fig. ( 4. 4 .1) 
29 
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• 
·I 
/ 
I 
/ 
• 
• 
I . 
t I 
r-b+ll nonzero zero nonzero zero nonzero 
i I 
----t I one 1 or one thru 
b-1 ones 
zero or 
two thru 
b-2 ones 
two or 
b-2 ones 
zero,two 
orb-? 
ones 
b-1 I b-1 ones 
I I 
i I 
t I 
r-b+ll 
i I 
t I 
I I 
b-1 I 
I I 
I I ., 
----
(i) (ii) (iii) (iv) (v) 
(i) : syndromes for single bit errors. 
(ii) : syndromes for byte errors with even number of bits in 
error. 
(iii) : syndromes for byte errors with odd number of bits in 
error. 
(iv) : syndromes for double bit errors with both errors in 
the same byte. 
(v) : syndromes for double errors with the errors in two 
different byte. 
.• 
(a) syndrome patterns for b odd 
I I I I 
nonzero nonzero I I zero I nonzero I nonzero 
I I I I 
b-2 ones I I I zero or I I b-2 ones 
one with a 0 I I one thru I b-1 or 2 I I with a 1 
1 in the I I b-1 I thru b-3 I I in the 
I 
I 
I 
I 
I 
I 
top elem. I I ones I ones I I top elem. I 
I I I I I I 
syndromes for single syndromes for syndromes for byte 
bit errors I byte errors errors with odd number 
with even# of bits in error 
of bits in error 
t I I I I 
r-b+l I zero I I nonzero I 
.1. I I I > I 
t I two or I I zero or I 
I I b-3 or I I two or I 
b-1 I b-1 I I b-3 or I 
I I ones I I b-1 ones I 
i I I I I I 
syndromes for double bit syndrome~ for double bit errors 
errors with both errors with the errors in two 
in the same. byte different bytes 
• 30 
,., 
(b) syndrome patterns for b even 
\ 
Fig. (4.4.2) 
The codes in the next theorem is • given by Dunning [ 14] . 
Theorem 4.4.2 
Let b ~ 3 be given. A byte-partitioned parity-check matrix Hof a 
(b,b+2,b+l) SEC-BED-DED code is defined by [15] 
1 . 0 0. -1 1 
o. 0 1.-1 1 
H. 1 I. 0. 1 0. for • 0, b-1 - 1 -- . - - • • • 1+ 1 1, 1,1 , 
1 . 1 1.-1 1 
0. - • 0.- • I.-
1 
'1 1 '1 1 
"-.. ,.., 
12 b I Hb+l --
' 
lb I where . - b-i-1 for each • o, ,b-1 . 1 - 1 -- - • • • 
The H matrix of (4,6,5) SEC-BED-DED code • • • a lS given lil 
Fig. ( 4. 4. 3) . 
I 0 0 0 0 • 1 0 0 0 • 1 1 0 0 • 1 1 1 0 • 1 1 1 1 I • • • • 
I 0 1 1 1 • 0 0 1 1 • 0 0 0 1 • 0 0 0 0 1 1 1 1 I • • • 
I 1 1 1 1 • 1 0 0 0 • 1 0 0 0 • 1 0 0 0 • 1 0 0 0 I • • • . 
H - I 0 1 0 0 • 1 1 1 1 • 0 1 0 0 • 0 1 0 0 . 0 1 0 0 I - • • • • 
' I 0 0 1 0 • 0 0 1 0 • 1 1 1 1 • 0 0 1 0 • 0 0 1 0 I • • • • 
I 0 0 0 1 • 0 0 0 1 • 0 0 0 1 • 1 1 1 1 • 0 0 0 1 I • • • • 
Fig. (4.4.3) 
Kaneda[I3] introduced a new class of rotational minimum-weight 
SEC-BED-DED codes. Minimum-weight codes and rotational codes are 
desirable in the practical computer appli~~tions. Minimum-weight codes 
31 
• 
J,: 
• 
I 
can minimize the propagation delay and gate-amount of the encoding-
decoding circuitries, and rotational codes make it possible to 
implement modularized encoding-decoding circuitries suitable for LSI 
implementation. The parity-check matrix for a rotational code is 
partitioned into d submatrices, as shown in Equ.(4.4.1). 
H = [ HO' Hl ' . . . . ' H d-1 J Equ . ( 4 . 4 . 1) 
h H - Rjr/d. H (J. = O 1 were . , , , 
J 0 2, ... , d - 1). 
I 0 0 0 • • • 0 1 
I 1 0 0 • • • 0 0 
I 0 1 0 . . . 0 0 
R - I 0 0 1 0 0 - • • • 
I . • • • • • • • 
I 0 0 0 • • • 0 0 
I 0 0 0 • • • 1 0 { o, l} E GF(2) Equ . ( 4 . 4 . 2) 
Submatrix H. is the totational downward j-th column shift of H by r/d 
J 0 
rows. Fig.(4.4.4) is an example of a (3,5,5) rotational code. 
I 1 1 1 • 0 1 0 • 1 0 0 • 1 0 0 • 0 1 0 . • • • 
I 0 l 0 • 1 1 1 • 0 1 0 • 1 0 0 • 1 0 0 • • • • 
H - I 1 0 0 • 0 l 0 . 1 1 1 • 0 1 0 • 1 0 0 - • • • • 
I 1 0 0 . 1 0 0 • 0 1 0 • 1 1 1 • 0 1 1 • • • • 
I 0 1 0 • 1 0 0 • 1 0 0 .. 0 1 0 • 1 1 1 • • • • 
Fig. (4.4.4) 
The following three theorems show three rotation~l minimum-weight 
SEC-BED-DED codes. 
Theorem 4.4.3 
Let the H· submatrix be equal to the (b+2)-by-b matrix defined by ;, 0 
Equ.(4.4.4) for an odd integer b larger than 2. The code described by 
the follo:wing parity-check matrix, Equ.(4.4.3), is a rotational 
j 
minimum-weight code, where R is defined from Equ.(4.4.2) [14]. 
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. . . . . . . ' Equ. ( 4. 4. 3) 
+-----------~ b ----------------~ 
1 1 1 1 1 1 • • • • • • • • • 1 1 1 I i 000000 •••••••••• 0 1 0 I I 
1 0 0 0 0 0 ........ •· . 0 0 0 I I 1 1 0 0 0 0 • • • • • • • • • 0 0 0 I I 0 1 1 0 0 0 • • • • • • • • • 0 0 0 I I 0 0 1 1 0 0 ....... ·• . 0 0 0 I I 0 0 0 1 1 0 • • • • • • • • • 0 0 0 I 0 0 0 0 1 1 • • • • • • • • •• 0 0 0 I b+2 H -- • • • • • • • • • • • • • • • • • I 0 0 0 0 0 0 0 ... ~- ..... 1 0 0 I I { 0 0 0 0 0 0 1 0 0 I I • • • •• • • • • • 0 0 0 0 0 0 • • •• • • • • • • 0 1 0 I .I. Equ . ( 4 . 4 . 4) 
B and B matrices of a (3,5,5) SEC-BED-DED code are given in 0 
Fig. (4.4.5). 
I 1 1 1 I 1 1· 1 • 0 1 0 • 1 0 0 • 1 0 0 • 0 1 0 I • • • • I 0 1 0 I 0 1 0 • 1 1 1 • 0 1 0 • 1 0 0 • 1 0 0 I • • • • I 1 0 0 I 1 0 0 • 0 1 0 • 1 1 1 • 0 1 0 • 1 0 0 I • • • • I 1 0 0 I 1 0 0 • 1 0 0 • 0 1 0 • 1 1 1 • 0 1 0 I • • • • I 0 1 0 I 0 1 0 • 1 0 0 • 1 0 0 • 0 1 0 • 1 1 1 I • • • • 
a) H0 b) H 
Fig. (4.4.5) 
Theorem 4.4.4 
' Let the H submatrix be equal to the (b+2)-by-2b matrix defined by 0 
Equ.(4.4.6) for an even integer b larger than one. The code described 
by the following parity~,check matrix, Equ. (4.4.5) is a rotational 
minimum~weight SEC-BED-DED code [14]. 
I 
H -- • • • • • • Equ . ( 4 . 4 . 5) 
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' - I 
I . 
H --
0 
t I 1 1 1 1 1 1 1 1 1 1 1 • 1 0 1 0 1 0 1 1 0 1 0 I • • • • • • • I I 1 1 1 1 I 1 I • • • 1 1 1 1 0 1 0 1 0 1 0 • • • 0 1 0 1 I I I 1 0 0 0 0 0 0 . . . 0 0 0 0 01 ()] 010 • • • 0 1 0 0 I I I 0 1 0 0 () 0 0 . . . 0 0 () 0 1 0 1 0 1 0 1 • • • 1 0 0 0 I I I 0 0 1 0 0 () 0 . . . 00()() 0 1 0 0 0 0 0 • • • 0 0 0 0 I 
I I 0 0 0 1 0 0 0 0 0 0 0 . 1 0 0 0 0 0 0 0 0 0 0 I . . . . • • • 
I 0 0 0 0 1 0 0 0 0 0 0 • 0 0 0 1 0 0 0 0 0 0 0 I . . . . • • • b+2 I 0 0 0 0 0 1 0 0 0 0 0 • 0 0 1 0 0 0 0 0 0 0 0 I • • • . • • • 
I 0 0 0 0 0 0 1 0 0 0 0 • 0 0 0 0 0 1 0 0 0 0 0 I • • • • • • • 
I I • I . . . • • • • • • • • • • • • • • • • I I 0 0 0 0 0 0 0 1 0 0 0 • 0 0 0 0 0 0 1 0 0 0 0 I • • • • • • • I I 0 0 0 0 0 0 0 0 1 0 0 • 0 0 0 0 0 1 0 0 0 0 0 I • • • • • • • I I 0 0 0 0 0 0 0 0 0 1 0 . 0 0 0 0 0 0 0 0 1 0 0 I . . . . • • • 
.I, I 0 0 0 0 0 0 0 0 0 0 1 • 0 0 0 0 0 0 0 1 0 0 0 I • • • • • • • 
+---------- b ---------~ +------------ b ---------~ 
Equ. ( 4. 4. 6) 
0
0 
and H matrices of a (4,6,6) S~C-BED-DED code are shown in 
Fig. (4.4.6). 
H --
0 
I 1 1 1 1 • 1 0 1 0 • 
I 1 1 1 1 • 0 1 0 1 • 
I 1 0 0 0 • 0 1 0 0 • 
I 0 1 0 0 • 1 0 0 0 • 
I 0 0 1 0 • 0 1 0 0 • 
I 0 0 0 1 • 1 0 0 0 • 
H --
I 1 1 1 1 • 1 0 1 0 • 0 0 1 0 • 0 1 0 0 • 1 0 0 0 • 0 1 0 0 I • • • • • 
I 1 1 1 1 • 0 1 0 1 • 0 0 0 1 • 1 0 0 0 • 0 1 0 0 • 1 0 0 0 I • • • • • 
I 1 0 0 0 • 0 1· 0 0 • 1 1 1 1 • 1 0 1 0 • 0 0 1 0 • 0 1 0 0 I • • • • • 
I 0 1 0 0 • 1 0 0 0 • 1 1 1 1 • 0 1 0 1 • 0 0 0 1 • 1 0 0 0 I • • • • • 
I 0 0 1 0 • 0 1 0 0 • 1 0 0 0 • 0 1 0 0 • 1 1 1 1 • 1 0 1 0 I • • • • • 
I 0 0 0 1 • 1 0 0 0 • 0 1 0 0 • 1 0 0 0 • 1 1 1 1 • 0 1 0 1 I • • • • • 
+---- Ho -----+ +--- Hl ----+ +---- H. ----+ 2 
• Fig. ( 4. 4. 6) 
Theorems (4.4.3) and (4.4.4) provide a class of SEC-BED-DED codes 
for a fixed r = b + 2. The following theorem (4.4.5) describes SEC-
' 
BED-DED codes for an arbitrary r (r > b + 2). 
. . 
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Theorem 4.4.5 
Let H be the H matrix of SEC-BED-DED codes, where the codelength is n 0 
and the number of check bits is r. For an arbitrary positive number, 
m, let G. denote the m-by-n matrix, where the column vectors are 1 
identified and equal to the binary representation of the integer i, 
~ 
0 < i ~ 2m-l. The H matrix defined by Eq.(4.4.7) describes the SEC-
BED-DED code [14]. 
H H H • • • • • H t 0 0 0 0 r 
I .. J. , ..H - I t - ! 
I m 
I· GO Gl G2 • • • • • G2m-1 J. Equ.(4.4.7) 
GO - Gl -- -
0 0 0 • • • 0 I t 0 0 0 • • .· 0 I t 0 0 0 • ·• • 0 I 0 0 0 • • • 0 I 
I m I m 
I I 0 0 0 • • • 0 I J. 1 1 1 • • • 1 I J. 
+---- n ------+ +---- n ----+ 
The extension theorems can be used to lengthen the codes just 
given [15]. For example, a (b,b+2,b+2) rotational odd-weight-column 
SEC-BED-DED code can be extended, using theorem (4.3.3). Each column 
of the H matrix of these (b,b+2,b+2) codes has weight 1 or 3. Thus, w 
- 3 may 
code • lS 
and b ~ 9. 
be used in condition b) of theorem (4.3.3). The resulting 
a (b,c,(b+2)•(2c-b-l_l)) SEC-BED-DED code whenever c) b + 2 
35 
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' Chapter 6. Single-byte-error-correcting and Double-
byte-error-detecting codes. 
For a memory system packaged in ab-bit-per-chip organization, a 
SEC-DED code may not be suitable for maintaining a reasonable 
reliability. Byte-oriented error-correcting codes are useful • 1n 
correcting and detecting errors in such a memory system. A single-
byte-error-correcting and double-byte-error-detecting(SbEC--DbED) code 
can be used to correct errors generated in the failure of one chip, 
and detect errors generated in the failure of two chips. 
5.1 Matrix description of error correcting codes over GF(2b) 
The codes with symbols from the Galois field of 2b elements have 
two properties which are interesting [16]. First, single-error-
correction • lil the field GF(2b) corresponds to correcting a byte of b 
bits in the field GF(2). Second, the codes with symbols from GF(2b) 
have generally low redundancy. The fact 'b that GF(2) is always an 
extension field of GF(2) is used to describe the codes in a matrix 
form. Therefore, any encoding and decoding processes could be 
implemented in the prime field rather than in the extension field . 
.. 
The field GF(2b) is a vector space of dimension b over the field 
GF(2) . [1]. Addition of two elements from GF(2b) is equivalent t~ the 
.... 
' 
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bit-by-bit modulo 2 addition of their corresponding vector 
/ 
representation. However, multiplidation in GF(2b) can be thought of as 
defining a set of linear transformations on the corresponding vector 
space. 
Definition 5.1.1 
Let a be the binary vector representation for an a in GF(2b). Then a 
linear transformation T is defined by T (/!_)=a•/!_ for all pin GF(2b) 
a a -
where the expression on the right-hand side of the above equation is 
t~~ vector representation of the element a•p of GF(2b) [16]. 
Each such linear transformation can be expressed by a b-by-b 
matrix with elements from GF(2). The identity element 1 of GF(2b) is 
equivalent to the b-by-b identity matrix. Similarly, the O element is 
" ,,) 
equivalent to the b-by-b 0-matrix. Since GF(2b) is equivalent to the 
residue class ring GF(2) [X] mod p(x), where p(x) is an irreducible 
polynoIIfial of degree b over GF(2), we can consider the vector space 
corresponding to GF(2b) to be spanned by the vectors 
.. 
b-1 b-2 
' X, 1 X ' X ' • • • • or 
1 I 0 I 0 I 0 I 
0 I 1 I 0 -I 0 I 
0 I 0 I 0 I 0 I 
• I ·• I • I • I . • • ' . . . . . ' • • 
0 I 0 I 1 I 0 I 
-0 I I 0 I I 0 I I 1 I Then matrix T corresponding to the linear transformation Ta • a 1S a 
b-1 · b-2 
expressed as T = ( X •a, X •a, .... , a]. ~ a . Equ . ( 5 . 1 . 1) ' 
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With this definition, it is clear that multiplication of some a2 by a1 
• 1n • 1S equivalent to the ordinary vector-by-a-matrix 
multiplication of the vector a2 bY. the matrix Ta. So, the desired 1 
binary H matrix for a given code is constructed by replacing each a in 
GF(2b) by the b-by-b matrix Ta. 
Example ' 
In this example we use GF(23) = GF(2) [X] mod p(x) , where p(x) is the 
irreducible polynomial x3 + X + 1. In this case, GF(23) consists of 
the elements 0, 1 ' 
1 2 3 4 5 6 a, a, a, a, a, a , which correspond to the 
residue class modulo p(x) of 0, 1, X, X+l, x2 , x2ft, X2+X, x2+X+l. In 
vector form over GF(2), these elements or residue classes correspond 
to the vectors 
o I o I o I 
o I , o I , I I , 
o I 1 I o I 
The 3-by-3 matrices T0 , 
7 
0 0 0 I 
0 0 0 I 
0 0 0 I 
TO 
I 1 1 0 
I 1 1 1 
I 1 0 1 
T3 
a 
0 I I I 111 I I I 
I I, 0 I, IO 1: I I I, 
I I O I I I I IO I 
T 1' Ta' T2 T3 T4 T5 
T6 
a' a' a' a' a 
1 0 0 0 I 0 
0 1 0 I O 1 
c, 0 1 1 0 0 
. Tl T a 
1 1 1 0 1 1 
0 1 1 0 0 1 
1 1 0 1 1 1 
T4 T5 
a a 
·3g 
1 I 
I I . 
I I 
are as 
I I O I 
I 1 1 0 
I 0 1 0 
T2 
a 
0 0 1 
1 0 0 
0 1 1 
T6 
a 
follows: 
. 
I 
I 
I 
--
• 
1, \ 
5.2 Code constructions 
If the • • distance of a linear code over GF(2b) is greater m1n1mum 
than or equal to four, the code is capable of correcting all single 
byte-errors and detecting all double byte-errors [21]. In this 
section, we construct linear codes over with the minimum 
distance d* ~ 4. Specifically, we construct SbEC-DbED codes from 
cyclic codes. There is a relationship between the roots of the 
generator polynomial and the minimum distance in cyclic codes. The 
following theorem represents the necessary condition for a SbEC-DbED 
code in terms of the roots of the generator polynomial. The following 
notations are used. 
n = the length of codeword in bytes 
r - the number of check bytes 
Theorem 5.2.1 
Let a 
x+y+z a .. 
be a primitive n X root of X - 1, and let { a x+z a 
' 
} be a subset of the roots of the generator polynomial of a 
cyclic code of length n over GF(q) [9]. If y and z are relatively 
prim~ ton, then the code is a SbEC~DbED code [21]. 
Using the Hartmann-Tzeng bound, we can construct cyclic SbEC-DbED 
codes. Hartmann and i.zeng[21] showed that if g(x) E GF(q) [x] is the 
~ k 
generator polynomial of a cyclic code, V, of length n such that g(p) n 
", 
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lie- ..... 
= 0 ·for = o, 1, ... ,do- 2 and i2 - o, 1, ... , s where k = 1 + 
of vn is at least equal to do+ s. 
Reed and Solomon proposed a SbEC-DbED code having the minimum 
Hamming distance four over GF(q). The following theorem represents the 
extended Reed-Solomon SbEC-DbED code adding three check bytes, while 
the code preserves the minimum distance four [18]. 
Theorem 5.2.2 
n-3 Ill Let n = q + 2, r = 3, and let a be a primitive root of X - 1. The H 
..>. 
matrix of the SbEC-DbED code is specified by 
1 1 1 1 . 1 0 0 • • • • 
2 n-4 • H 1 • o . 1 0 - a a a • - • • • • • 
-1 -2 -n+4 • 1 • 0 0 1 a a a • • • • • 
The first n - 3 columns of H specify a cyclic code with a generator 
-1 X x+y polynomial containing 1, a, a as a subset of roots (a = l,a = a 
x+z -1 x+y+z 1) . The above H matrix can be expressed in terms a - a a --
' 
-
of the powers of the.companion matrix of a. 
I I I I • I 0 0 I • • • • 
T2 Tq-2 • H I 'F. • 0 I 0 - • - • • • • a a a • 
• 
T2 T4 T2 (q-2) • I : . 0 0 ·1 where I • ab-by-• • • 
' 
1S a a a 
b identity matrix and 0 is a b-by-b 0-matrix. 
~ 
Theorem 5.2.3 
Let n = q + 2, r = 3, and let a be a primitive root of Xq-l - l. The H 
·matrix of the SbEC-DbED code is specified by 
.. 
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H --
1 
1 
1 
a 
1 
a2 
• • • • 
• • • • 
1 
q-2 
a 
• 
• 
• 
• 
• 
• 
1 
0 
The first q - 1 columns of H specify a cyclic code with a generator 
polynomial containing 1, -1 a, and a as a subset of roots. The above 
extended H matrix shows that an overall parity check is added to the 
original H matrix of the BCH code. We can also specify the above H 
matrix in terms of the powers of the companion matrix of a [21]. 
Theorem 5.2.4 
Let m be even, n = qb + 1, r = 2m, and let a be a primitive root of Xn 
- 1. The H matri; of the SbEC-DbED code is specified by H = [ 1 a a2 
n-1 q -1 
a ] . The generator polynomial of the code contains a, a, a , • • • 
-q a as a subset f ( x ax+y = aq x+z -q x+y+z o roots a = a, , a = a , a 
-1 
a ) [20, 21 J . 
Example 
Let 2 b = 2, q = 2, m = 2, and N = 17. There exists a cyclic SbEC-DbED 
code over of length 17. The code contains 13 data bytes in a 
codeword. 
Now, we consider_a cyclic code over GF(q) with codelength N 2m - q 
1 . 
Theorem 5.2.5 
A cyclic \,code over GF(q) of length N 2m - q - 1 generated by the 
/ 
product of the minimal polynomials of 1, a, aQ-l, and aQ, where a is a 
primitive root of XN - 1 and Q = qm + 1, is a· SbEC-DbED code with 3m + 
41 
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' 
1 check bytes. The H matrix of the code adding two columns is as 
follows [20,21]: 
1 1 1 1 • 1 0 • • • • • 
2 n-3 • e, 1 • 0 0 - a a a • - • • • • • • 
1 aQ 2Q a(n-3)Q~ 0 1 a • • • • 
Example 
Let b 3, 3 m = 2 and N = 4095. A cyclic SbEC-DbED code over - q = 2 ' - , 
GF(23) of length 4095 with 7 check bytes can be constructed. 
5.3 Extending SbEC-DbED codes 
" 
We can construct longer SbEC-DbED codes from two short SbEC-DbED 
codes. Kaneda and Fujiwara showed how to construct such codes in the 
fol~owing two theorems. 
Theorem 5.3.1 
Let the two codes whose H matrices are denoted as H and H have the 
V W 
• • Hamming dist~nce d* = A over GF(2b). Let Vi(i = 0,1,2, 
. . . ' m1n1mum 
n-1) denote a column ·vector • 1n the matrix H. The matrix H 
V W 
• 1S 
converted to the· matrix Hwl having an all-'I' row vector. Next, this 
all-'I' row vector is removed from the matrix Hwl' whose resultant 
matrix is. called Hw2. Let W.(j - O,lj2, ... ,m-1) denote a column J 
"'} .. 
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I. 
vector of the matrix Hw2 . 
.. 
Let C .. be column vector defined by the lJ 
following Equ. (5.3.1). The code whose H matrix is constructed from C .. 
lJ 
(i = 0,1,2, ... ,n-1, j = 0,1,2, ... , m-1) has the minimum distanced* 
- 4 over GF(2b). ' -
C •• V. - 1 -lJ 
w. Equ . ( 5 . 3 . 1) J 
Let nl and n2 be the number of columns of H and H ' respectively, V w 
and let rl and r2 be the number of ,rows of H and H, respectively. 
V W 
Then the code constructed from Theorem (5.3.1) is a SbEC-DbED code of 
4 
length n = (nl)•(n2) with (rl) + (r2) - 1 check bytes [19]. 
Example 
Let b = 3, 
constructed 
3 3 
~= 2 . A (10,7) SbEC-DbED code over GF(2) can be 
/ 
from Theorem (5.2.~). Since the H matrix contains an all-
ones as a row vector, two of these codes can be used to construct a 
(100,95) SbEC-DbED code. 
Theorem 5.3.2 
code with length n and with r 
I 
, 
Let Hl be the H matrix 
check bytes. Let X(i) be a co1umn and let H be the matrix whose 
columns T(i) are defined by 
T(i) 
0 
X(i) , for i -· 1, 2, ... , n, and 
T(i) 
1 
X(i-n' ) , for i = (n+l), (n+2), ... ,2~. 
The code with Has the parity-check matrix is a SbEC-DbED code with 
length 2n and with (r + 1) check bytes. 
43 
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Theorem (5.3.1) requires that one of the components codes contains• 
an all-ones vector over in the null space, in order to 
construct a longer code. Chen generalized Theorem (5.3.1). That is, 
the above requirement is removed in the following theorem [19,20,21]. 
Theorem 5.3.3 
Let Cl and C2 be (nl, nl - rl) and (n2, n2 - r2) SbEC-DbED codes over "' 
with Hl and B2, respectively, as H matrices. Assume that Bl 
• 
contains a row vector with one zero and nl - 1 ones. A column T(i) of 
Hl can be 
. . . ' nl. 
expressed as I O I 
I X(i) I 
Assume also that 
for i = 1, and as I 1 I for i = 2,3, 
I X(i) I 
X(j) 1 X(l)•e for j ¢ 1, e ¢ 0, and e E 
GF(2b). Similarly, assume that H2 contains a row vector with one zero 
. and n2 - 1 ones. A column of H2 is expressed as I o I for j 
I Y(j) I as I 1 I for j - 2,3, n2. - . . . ' I Y(j) I 
Assume also that y (j) ¢ Y(l)•e for j 1 l, e ¢ 0, and e 
Define T(O, i, j) and T(l, i, j) as the following matrices: 
T(O, i, j) -
0 
X(i+l) 
y (1) 
I I , i - 1 , 2, . . . , ( nl) -1 , and 
I 
I T(i) I 
= 1, and 
b E GF(2 ). 
T ( 1 , i , j ) = I Y ( j + 1 ) I , i - 1 , .2 , . . . , n 1 , j = 1 , 2 , . . . ( n2) - 1 . 
Let H be the matrix containing as columns all possible T(O, i, j) and 
T(l, i, j). The code with Has the parity-check matrix is an SbEC-DbED 
code over codelength n = (nl)•(n2) - 1 and number of check 
bytes r = (rl)•(r2) - 1 [21] . 
.. 
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Example 
2m A SbEC-DbED code from Theorem (5.2.5) has n = q + 1 and r = 3m + 1. 
The null ·space contains a vector with one zero and (n - 1) ones. So, 
two such codes can be used to construct a SbEC-DbED code of codelength 
n2 - 1 with 6m + 1 check bytes. 
6.4 Code parameters. 
Table 5.4.1 shows the parameters of the most efficient SbEC-DbED 
codes [21]. 
(codelength in bytes> 
r \ b 
3 
4 
5 
6 
7 
2 
6 
17 
41 
102 
288 
3 
10 
65 
133 
650 
4224 
' 
4 5 
18 34 
257 1025 
514 2050 
4625 34850 
. 
66048 1050624 
Table 5.4.1 
' 
For r • · 3, we can construct optimum codes from Theorems (5.2.2) or 
(5.2.3). The codelengths in bytes are n = (2b + 2). For r = 4, we can 
45 
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construct the most efficient codes from Theorems (5.2.4) or (5.2.5). 
The codelengths • 1n bytes are 2b n = 2 + 1. For r = 5, codes with 
2b 
codelength 2•(2 + 1) can be constructed by applying Theorems (5.2.A) ~ 
and (5.3.2). For r - 6, codes with n = (2 + 2)•(22b + 1) can be 
constructed by applying Theorems (5.3.1) and (5.2.2). For r = 7, we 
can construct the codes with n - (22b + 1) 2 1 by applying Theorems 
(5.2.5) and (5.3.1). 
) 
I 
, 
r 
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Chapter 6. Conclusion 
This thesis mainly covered the error-correcting schemes in 
byte-organized memory systems. Error-correcting codes in bit-oriented 
memory systems were also covered. The memory systems which are byte-
oriented may increase their reliability by using byte-oriented error-
correcting codes(SEC-BED-DED codes or SbEC-DbED codes), instead of 
using bit-oriented error-correcting codes(SEC-DED codes). · 
We described several byte-oriented error-correcting ·codes. 
Some techniques are more efficient than other techniques, in terms of 
b (number of bits per byte), c (number of check bits) and r (number of 
bytes). The construction of byte-oriented error-correcting codes has 
not ye\ been investigated extensively. That is, there is plenty of 
room for improvement in the construction of byte-oriented error-
correcting codes. 
~- . 
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